Board Trace Model
Parent topic: Board Trace Model

Near capacitiance

The value of a capacitor connected to GND placed near the FPGA pin, in farads.

Scripting Information

Keyword: board_model_near_c

Settings:<capacitance in farads> | open
Parent topic: Board Trace Model

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.