ALT_BIDIR_DIFF Primitive
Parent topic: ALT_BIDIR_DIFF Primitive

Input Ports

Port Name

Required

Description

Comments

oe

Yes

Output enable port.

Must connect to tristate output enable logic.
Parent topic: ALT_BIDIR_DIFF Primitive

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.