You can run the Mentor Graphics QuestaSim software to perform a functional simulation of a VHDL or Verilog HDL design from the QuestaSim GUI or with command-line commands.
To continue with the QuestaSim simulation flow, perform a timing simulation with the QuestaSim software.